

Nano-scale gallium oxide high-voltage transistor demonstration

Easy production of nanomembranes of wide-bandgap material motivates research towards integration into multiple platforms.

An international team of researchers has been exploring nanomembranes of beta-phase gallium oxide ($\beta\text{-Ga}_2\text{O}_3$) as a channel material for high-voltage field-effect transistors (FETs) [Wan Sik Hwang et al, Appl. Phys. Lett., vol104, p203111, 2014]. The researchers are variously associated with Korea Aerospace University, University of Notre Dame, USA, University of California Santa Barbara, USA, IBM T. J. Watson Research Center, USA, Leibniz Institute for Crystal Growth, Germany, and University of Parma, Italy.

Bulk $\beta\text{-Ga}_2\text{O}_3$ has a wide bandgap energy of around 4.9eV, which should correspond to high critical fields for breakdown. This bandgap is even wider than those for materials such as silicon carbide (SiC $\sim 3.3\text{eV}$) or gallium nitride (GaN $\sim 3.4\text{eV}$) that are presently being developed for high-voltage and high-power applications.

The drawback of $\beta\text{-Ga}_2\text{O}_3$ for such applications is a low thermal conductivity of 13W/m-K, compared with 150W/m-K for Si, 150–200W/m-K for GaN, and 360–400W/m-K for SiC. For power devices, thermal

management requires high thermal conductivities to enable efficient heat dissipation.

The research team believes that thin layers of $\beta\text{-Ga}_2\text{O}_3$ integrated with more thermally conductive substrates could overcome the heat dissipation problem. Such integration has been demonstrated for low-power electronics based on layered materials such as graphene and metal dichalcogenides such as molybdenum disulfide (MoS_2).

The researchers used a mechanical exfoliation technique to create nanomembranes of $\beta\text{-Ga}_2\text{O}_3$. Mechanical exfoliation with sticky tape applied to graphite is how graphene was first produced for characterization.

Although $\beta\text{-Ga}_2\text{O}_3$ does not have the layered structure of graphene that has strong in-plane covalent bonds and weak intra-plane van der Waals bonding, mechanical exfoliation nevertheless results in nanomembranes of thickness between 20nm and 100nm. The researchers suggest that, despite $\beta\text{-Ga}_2\text{O}_3$ technically being a three-dimensional crystal (Figure 1), the long




Figure 1. Crystal structure and properties from www.mtixtl.com/Ga2O3onAl2O3-101005S1-1.aspx




Figure 2. Cross-sectional TEM image of β -Ga₂O₃ FETs, showing a flat interface between β -Ga₂O₃ and the SiO₂ dielectrics as well as between the β -Ga₂O₃ and the Ti/Au electrode.

lattice constant in the (100) direction (a) leads to easier exfoliation than expected.

The researchers admit: “Mechanical exfoliation is indeed not a scalable method, but methods similar to smart-cut technology used in silicon-on-insulator (SOI) wafer manufacture can potentially enable controlled release of large nanomembranes of the wide-bandgap material. Such a method can potentially enable the integration of nanomembrane high-voltage transistors on multiple platforms for high-voltage switching and power management.”

The 20mm-diameter single crystals of β -Ga₂O₃ were produced by the Czochralski process of slowly drawing the crystal out of a melt in an iridium crucible. The melting point of β -Ga₂O₃ is 1820°C. The crystal growth was carried out in a dynamically adjusted atmosphere designed to reduce decomposition of the Ga₂O₃ while avoiding oxidation of the iridium crucible.

The researchers produced 1cm-side cubes of β -Ga₂O₃ crystal with exposed (100) planes for exfoliation and easy cleaving. Hall measurements in the Van der Pauw configuration with indium/gallium contacts gave a free-electron concentration of $5.5 \times 10^{17}/\text{cm}^3$, mobility of $112 \text{cm}^2/\text{V-s}$, and resistivity of $0.1 \Omega\text{-cm}$.

Energy-dispersive x-ray analysis gave an optical bandgap of 4.77eV for the nanomembrane material. Band-structure calculations suggest an indirect

bandgap of 4.85eV, with a slightly larger direct gap of 4.88eV at the Γ -point ($k=0$). The conduction-band minimum is at Γ with an almost isotropic effective mass of 0.28x the free-space mass. The valence-band maximum is located along the I–L line.

The transistor structure (Figure 2) used a back-gate. The exfoliated Ga₂O₃ nanomembrane was transferred to a thermal silicon dioxide layer on a silicon substrate. The source/drain electrodes consisted of titanium/gold annealed at 300°C for three hours in an argon/hydrogen environment. Transmission electron micrography (TEM) was used to confirm that the lattice parameters of the nanomembrane were unchanged from the bulk values “indicating minimal strain and damage in the transfer and device fabrication process”. In particular, the material was unstrained in the channel, under the source/drain contacts, and at the interface with the underlying silicon dioxide.

With a high 20V drain bias, the gate was able to modulate the current by a factor of $\sim 10^7$ at room temperature. The limiting factor for the on/off current range was not the channel, but rather gate leakage. The extrinsic field-effect mobility (uncorrected for contact resistance of $\sim 55 \Omega\text{-mm}$) was $70 \text{cm}^2/\text{V-s}$. The real ‘intrinsic’ mobility of the device is expected to be nearer the bulk value at $\sim 130 \text{cm}^2/\text{V-s}$.

Although the subthreshold swing of 200mV/decade is




Figure 3. (a) Common-source transistor characteristics, drain current versus drain bias in linear region and current saturation under high drain bias, and comparison of breakdown voltage of β -Ga₂O₃ and MoS₂. Device widths/lengths of 1/3 μ m. (b) Band diagram of β -Ga₂O₃ compared with MoS₂, indicating formation of Schottky barrier contact between metal and β -Ga₂O₃.

far from the ideal 60mV/decade, the researchers comment that the value is “encouraging”, given the unoptimized interfaces and the thick silicon dioxide back-gate dielectric layer. The device has an unintentional n-type (negative electron charge carriers) behavior. This could be due to atomic defects and/or impurities.

The researchers believe that the relatively high contact resistance could be improved by using metals with low workfunction or by ion implantation of dopants under the contacts. The present contact resistance performance is comparable to that obtained with MoS₂ transistors. While MoS₂ transistors tend to suffer avalanche breakdown at around 15V (Figure 3), Ga₂O₃

transistors “maintain a robust current saturation up to 70V with no signs of output conductance”.

The researchers add: “This result shows that nanomembrane β -Ga₂O₃ channel transistors can sustain and switch high voltages even when integrated in thin layer forms on foreign substrates. High thermal conductivity but electrically insulating layers such as AlN or BN can be used to help circumvent the low thermal conductivity of the β -Ga₂O₃ channel. The high-thermal-conductivity insulating layers can also serve as the gate insulator for the transistor.” ■

<http://dx.doi.org/10.1063/1.4879800>

Author: Mike Cooke

REGISTER
for *Semiconductor Today*
free at

www.semiconductor-today.com